Glasgow Theses Service

Quarc: an architecture for efficient on-chip communication

Moadeli, Mahmoud (2010) Quarc: an architecture for efficient on-chip communication. PhD thesis, University of Glasgow.

Full text available as:
[img]
Preview
PDF
Download (3MB) | Preview

Abstract

The exponential downscaling of the feature size has enforced a paradigm shift from computation-based design to communication-based design in system on chip development. Buses, the traditional communication architecture in systems on chip, are incapable of addressing the increasing bandwidth requirements of future large systems. Networks on chip have emerged as an interconnection architecture offering unique solutions to the technological and design issues related to communication in future systems on chip. The transition from buses as a shared medium to networks on chip as a segmented medium has given rise to new challenges in system on chip realm. By leveraging the shared nature of the communication medium, buses have been highly efficient in delivering multicast communication. The segmented nature of networks, however, inhibits the multicast messages to be delivered as efficiently by networks on chip. Relying on extensive research on multicast communication in parallel computers, several network on chip architectures have offered mechanisms to perform the operation, while conforming to resource constraints of the network on chip paradigm. Multicast communication in majority of these networks on chip is implemented by establishing a connection between source and all multicast destinations before the message transmission commences. Establishing the connections incurs an overhead and, therefore, is not desirable; in particular in latency sensitive services such as cache coherence. To address high performance multicast communication, this research presents Quarc, a novel network on chip architecture. The Quarc architecture targets an area-efficient, low power, high performance implementation. The thesis covers a detailed representation of the building blocks of the architecture, including topology, router and network interface. The cost and performance comparison of the Quarc architecture against other network on chip architectures reveals that the Quarc architecture is a highly efficient architecture. Moreover, the thesis introduces novel performance models of complex traffic patterns, including multicast and quality of service-aware communication.

Item Type: Thesis (PhD)
Qualification Level: Doctoral
Keywords: Network-on-chip, Quarc, multicast, performance modelling, quality of service
Subjects: Q Science > QA Mathematics > QA75 Electronic computers. Computer science
Colleges/Schools: College of Science and Engineering > School of Computing Science
Supervisor's Name: Vanderbauwhede, Dr. Wim
Date of Award: 2010
Depositing User: Dr Mahmoud Moadeli
Unique ID: glathesis:2010-1991
Copyright: Copyright of this thesis is held by the author.
Date Deposited: 05 Jul 2010
Last Modified: 10 Dec 2012 13:49
URI: http://theses.gla.ac.uk/id/eprint/1991

Actions (login required)

View Item View Item