Implementation exploration of imaging algorithms on FPGAs

Ferguson, Phillip David (2012) Implementation exploration of imaging algorithms on FPGAs. EngD thesis, University of Glasgow.

Full text available as:
[thumbnail of 2012fergusonengdsli.pdf] PDF
Download (15MB)
Printed Thesis Information:


This portfolio thesis documents the work carried out as part of the Engineering Doctorate (EngD) programme undertaken at the Institute for System Level Integration. This work was sponsored and aided by Thales Optronics Ltd, a company well versed in developing specialised electro-optical devices. Field programmable gate arrays (FPGAs) are the devices of choice for custom image processing algorithms due to their reconfigurable nature. This also makes them more economical for low volume production runs where non-recoverable engineering costs are a large factor. Asynchronous circuits have had a remarkable surge in development over the last 20 years, to such an extent that they are beginning to displace conventional designs for niche applications. Their unique ability to adapt to environmental and data dependent processing needs have lead them to out-perform synchronous designs in ASIC platforms for certain applications.

Abstract The main body of research was separated into three areas of work presented as three technical documents. The first area of research addresses an FPGA implementation of contrast limited adaptive histogram equalisation (CLAHE), an algorithm which provides increased visual performance over conventional methods. From this, a novel implementation strategy was provided along with the key design factors for future use in a commercial context. The second area of research investigates the ability to create asynchronous circuits on FPGA devices. The main motivation for this work was to establish if any of the benefits which had been demonstrated for ASIC devices can be applied to FPGA devices. The investigation surmised the most suitable asynchronous design style for FPGA devices, a design flow to allow asynchronous circuits to function correctly on FPGAs and novel design strategies to implement consistent and repeatable asynchronous components. The result of this work established a route to implement circuits asynchronously in an FPGA. The final area of research focused on a unique conversion tool that allows synchronous circuits to run asynchronously on FPGAs whilst maintaining the same data flow patterns. This research produced an automated tool capable of implementing circuits on an FPGA asynchronously from their synchronous descriptions. This approach allowed the primary motivators of this work to be addressed. The results of this work show timing, resource utilisation and noise spectrum benefits by implementing circuits asynchronously on FPGA devices.

Item Type: Thesis (EngD)
Qualification Level: Doctoral
Keywords: Asynchronous Logic, Self-Timed Logic, FPGA, CLAHE,
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Colleges/Schools: College of Science and Engineering > School of Engineering
Supervisor's Name: Aristides, Dr. Efthymiou and Tughrul, Prof. Arslan
Date of Award: 2012
Depositing User: Mr Phillip Ferguson
Unique ID: glathesis:2012-3419
Copyright: Copyright of this thesis is held by the author.
Date Deposited: 15 Jun 2012
Last Modified: 25 Apr 2017 12:56

Actions (login required)

View Item View Item


Downloads per month over past year