A statistical study of time dependent reliability degradation of nanoscale MOSFET devices

Hussin, Razaidi (2017) A statistical study of time dependent reliability degradation of nanoscale MOSFET devices. PhD thesis, University of Glasgow.

Full text available as:
Download (6MB) | Preview
Printed Thesis Information: https://eleanor.lib.gla.ac.uk/record=b3261343


Charge trapping at the channel interface is a fundamental issue that adversely affects the reliability of metal-oxide semiconductor field effect transistor (MOSFET) devices. This effect represents a new source of statistical variability as these devices enter the nano-scale era. Recently, charge trapping has been identified as the dominant phenomenon leading to both random telegraph noise (RTN) and bias temperature instabilities (BTI). Thus, understanding the interplay between reliability and statistical variability in scaled transistors is essential to the implementation of a ‘reliability-aware’ complementary metal oxide semiconductor (CMOS) circuit design. In order to investigate statistical reliability issues, a methodology based on a simulation flow has been developed in this thesis that allows a comprehensive and multi-scale study of charge-trapping phenomena and their impact on transistor and circuit performance. The proposed methodology is accomplished by using the Gold Standard Simulations (GSS) technology computer-aided design (TCAD)-based design tool chain co-optimization (DTCO) tool chain. The 70 nm bulk IMEC MOSFET and the 22 nm Intel fin-shape field effect transistor (FinFET) have been selected as targeted devices.

The simulation flow starts by calibrating the device TCAD simulation decks against experimental measurements. This initial phase allows the identification of the physical structure and the doping distributions in the vertical and lateral directions based on the modulation in the inversion layer’s depth as well as the modulation of short channel effects. The calibration is further refined by taking into account statistical variability to match the statistical distributions of the transistors’ figures of merit obtained by measurements. The TCAD simulation investigation of RTN and BTI phenomena is then carried out in the presence of several sources of statistical variability. The study extends further to circuit simulation level by extracting compact models from the statistical TCAD simulation results. These compact models are collected in libraries, which are then utilised to investigate the impact of the BTI phenomenon, and its interaction with statistical variability, in a six transistor-static random access memory (6T-SRAM) cell. At the circuit level figures of merit, such as the static noise margin (SNM), and their statistical distributions are evaluated. The focus of this thesis is to highlight the importance of accounting for the interaction between statistical variability and statistical reliability in the simulation of advanced CMOS devices and circuits, in order to maintain predictivity and obtain a quantitative agreement with a measured data. The main findings of this thesis can be summarised by the following points:

Based on the analysis of the results, the dispersions of VT and ΔVT indicate that a change in device technology must be considered, from the planar MOSFET platform to a new device architecture such as FinFET or SOI. This result is due to the interplay between a single trap charge and statistical variability, which has a significant impact on device operation and intrinsic parameters as transistor dimensions shrink further.
The ageing process of transistors can be captured by using the trapped charge density at the interface and observing the VT shift. Moreover, using statistical analysis one can highlight the extreme transistors and their probable effect on the circuit or system operation.
The influence of the passgate (PG) transistor in a 6T-SRAM cell gives a different trend of the mean static noise margin (

Item Type: Thesis (PhD)
Qualification Level: Doctoral
Keywords: oxide reliability, RTN, BTI, statistical reliability, compact model, ageing, TCAD simulation.
Subjects: T Technology > T Technology (General)
Colleges/Schools: College of Science and Engineering > School of Engineering
Supervisor's Name: Asenov, Professor Asen
Date of Award: 2017
Depositing User: Mr Razaidi Hussin
Unique ID: glathesis:2017-8052
Copyright: Copyright of this thesis is held by the author.
Date Deposited: 28 Mar 2017 09:49
Last Modified: 27 Apr 2017 07:40
URI: http://theses.gla.ac.uk/id/eprint/8052

Actions (login required)

View Item View Item


Downloads per month over past year