Efficient arithmetic for high speed DSP implementation on FPGAs

Alexander, Steven Wilson (2007) Efficient arithmetic for high speed DSP implementation on FPGAs. EngD thesis, University of Glasgow.

Full text available as:
[thumbnail of 2007alexanderphd.pdf] PDF
Download (12MB)
Printed Thesis Information: https://eleanor.lib.gla.ac.uk/record=b2588671

Abstract

The author was sponsored by EnTegra Ltd, a company who develop hardware and software products and services for the real time implementation of DSP and RF systems.

The field programmable gate array (FPGA) is being used increasingly in the field of DSP. This is due to the fact that the parallel computing power of such devices is ideal for today’s truly demanding DSP algorithms. Algorithms such as the QR-RLS update are computationally intensive and must be carried out at extremely high speeds (MHz). This means that the DSP processor is simply not an option. ASICs can be used but the expense of developing custom logic is prohibitive.

The increased use of the FPGA in DSP means that there is a significant requirement for efficient arithmetic cores that utilises the resources on such devices. This thesis presents the research and development effort that was carried out to produce fixed point division and square root cores for use in a new Electronic Design Automation (EDA) tool for EnTegra, which is targeted at FPGA implementation of DSP systems. Further to this, a new technique for predicting the accuracy of CORDIC systems computing vector magnitudes and cosines/sines is presented. This work allows the most efficient CORDIC design for a specified level of accuracy to be found quickly and easily without the need to run lengthy simulations, as was the case before. The CORDIC algorithm is a technique using mainly shifts and additions to compute many arithmetic functions and is thus ideal for FPGA implementation.

Item Type: Thesis (EngD)
Qualification Level: Doctoral
Subjects: Q Science > QA Mathematics
Colleges/Schools: College of Science and Engineering > School of Engineering > Infrastructure and Environment
Supervisor's Name: Stewart, Prof, R.W.
Date of Award: 2007
Depositing User: Geraldine Coyle
Unique ID: glathesis:2007-856
Copyright: Copyright of this thesis is held by the author.
Date Deposited: 11 Jun 2009
Last Modified: 10 Dec 2012 13:27
URI: https://theses.gla.ac.uk/id/eprint/856

Actions (login required)

View Item View Item

Downloads

Downloads per month over past year